Skip to main content
  • Home
  • Happenings
  • Events
  • GATE SIZING FOR ENERGY EFFICIENT AND SECURE DIGITAL DESIGN
GATE SIZING FOR ENERGY EFFICIENT AND SECURE DIGITAL DESIGN

GATE SIZING FOR ENERGY EFFICIENT AND SECURE DIGITAL DESIGN

Date4th Aug 2020

Time11:00 AM

Venue Online - meet.google.com/foq-xitr-fvb

PAST EVENT

Speakers

Mr.S L P S K Patanjali (CS12D024)

Computer Science & Engg.